

**MPW prices**

Price per mm<sup>2</sup> of the current price list is for 25 bare dies except for MEMSCAP, Open 3D, Teledyne DALSA. For ST and ams technologies 15 additional dies will be added free of charge when available. Additional dies are charged.

**DRC**

Prices include DRC checking made by CMP before fabrication. In case of DRC errors CMP will contact you for corrections. Send your circuit layout before the deadline to have time for corrections.

**Charged area**

There is a minimum charge for each circuit depending on the technology considered for the design. This charge is defined as a minimum area. Excepted for MEMSCAP the charged area includes a seal ring of 60µm added by CMP around the circuit (120µm added in X and in Y axis).

**Examples for circuits in C35B4C3 technology of ams:**

- The circuit size is 1500µm x 1600µm (dimensions with or without the seal ring), you are charged the minimum area, 3.43mm<sup>2</sup> (including seal-ring).  
3.43mm<sup>2</sup> \* 650€/mm<sup>2</sup> = 2230€.
- The circuit size is 3000µm x 3000µm (limit of pad ring), you are charged the following surface: (3000µm + 120µm)\*(3000µm + 120µm) = 9.73mm<sup>2</sup>.  
9.73mm<sup>2</sup> \* 650€/mm<sup>2</sup> = 6325€.

**Additional circuits**

Low volume (<100) of additional circuits can be ordered at any time as a function of availabilities. Larger volume (>300) of additional circuits must be ordered before the deadline for manufacture. Contact CMP for precise estimates. Prices are determined on a case per case basis.

**Colour plots**

Colour plots of the design can be ordered. Default format is around A0 (115cm x 76cm). Price: 40€ for the first sample and 25€ per copy.

**Shipment fees**

Depending on destination, shipment fees for circuits and packaging are charged from 60€ up to 350€. For packaging services out a regular MPW (=external project or new packaging request on existing dies) shipment fees to and from packaging subcontractors are applied.

**Prices are exclusive of taxes and duties and can be changed at any time without prior notice.**

A minimum charge apply on most MPW services (invoice of a minimum surface).

**CMOS/BiCMOS/SiGe Integrated Circuits**

ams (1)		- For very large circuits: specific quotation under request -	
0.18µm	CMOS C18A6	1200€/mm <sup>2</sup> (2) 12000€ + [(Area-10) x 1100€]	if Area less or equal to 10mm <sup>2</sup> if Area > 10mm <sup>2</sup>
0.18µm	HV-CMOS H18A6	1200€/mm <sup>2</sup> (2) 12000€ + [(Area-10) x 1100€]	if Area less or equal to 10mm <sup>2</sup> if Area > 10mm <sup>2</sup>
0.35µm	CMOS C35B4C3	650€/mm <sup>2</sup> (3) 6500€ + [(Area-10) x 550€]	if Area less or equal to 10mm <sup>2</sup> if Area > 10mm <sup>2</sup>
0.35µm	CMOS-RF C35B4M3	950€/mm <sup>2</sup> (4) 9500€ + [(Area-10) x 850€]	if Area less or equal to 10mm <sup>2</sup> if Area > 10mm <sup>2</sup>
0.35µm	CMOS-Opto BARC C35B40A	650€/mm <sup>2</sup> (3) 6500€ + [(Area-10) x 550€] + fixed fee 6900€	if Area less or equal to 10mm <sup>2</sup> if Area > 10mm <sup>2</sup>
0.35µm	CMOS-Opto ARC C35B401	700€/mm <sup>2</sup> (3) 7000€ + [(Area-10) x 600€]	if Area less or equal to 10mm <sup>2</sup> if Area > 10mm <sup>2</sup>
0.35µm	SiGe BiCMOS S35D4M5	950€/mm <sup>2</sup> (4) 9500€ + [(Area-10) x 850€]	if Area less or equal to 10mm <sup>2</sup> if Area > 10mm <sup>2</sup>
0.35µm	C35B4E3	Available upon request with additional fees.	
0.35µm	HV-CMOS H35B4D3	850€/mm <sup>2</sup> (5) 8500€ + [(Area-10) x 750€]	if Area less or equal to 10mm <sup>2</sup> if Area > 10mm <sup>2</sup>
0.35µm	MEMS CMOS Bulk Micromachining Front-side & Back-side	price under request	

**STMicroelectronics (1)**

28nm	FDSOI CMOS28FDSOI	12000€/mm <sup>2</sup> (6) Special price for CNRS Institutions: 9000€/mm <sup>2</sup> (6) 24000€ + [(Area-2) x 9000€]	if Area less or equal to 2mm <sup>2</sup> if 2mm <sup>2</sup> < Area < 10mm <sup>2</sup> (7)
55nm	SiGe BiCMOS055	7500€/mm <sup>2</sup> (6) 15000€ + [(Area-2) x 6000€]	if Area less or equal to 2mm <sup>2</sup> if 2mm <sup>2</sup> < Area < 10mm <sup>2</sup> (7)
65nm	CMOS CMOS065	6000€/mm <sup>2</sup> (6) 30000€ + [(Area-5) x 4900€]	if Area less or equal to 5mm <sup>2</sup> if 5mm <sup>2</sup> < Area < 15mm <sup>2</sup> (7)
130nm	CMOS HCMOS9GP	2500€/mm <sup>2</sup> (6) 12500€ + [(Area-5) x 2200€]	if Area less or equal to 5mm <sup>2</sup> if 5mm <sup>2</sup> < Area < 15mm <sup>2</sup> (7)
130nm	SiGe BiCMOS9MW	2900€/mm <sup>2</sup> (6) 14500€ + [(Area-5) x 2400€]	if Area less or equal to 5mm <sup>2</sup> if 5mm <sup>2</sup> < Area < 15mm <sup>2</sup> (7)
130nm	SOI H9SOI-FEM	2200€/mm <sup>2</sup> (6) 11000€ + [(Area-5) x 1500€]	if Area less or equal to 5mm <sup>2</sup> if 5mm <sup>2</sup> < Area < 15mm <sup>2</sup> (7)
130nm	CMOS HCMOS9A	2500€/mm <sup>2</sup> (6) 12500€ + [(Area-5) x 2200€]	if Area less or equal to 5mm <sup>2</sup> if 5mm <sup>2</sup> < Area < 15mm <sup>2</sup> (7)
0.16µm	BCD BCD8sP	2500€/mm <sup>2</sup> (3) 12500€ + [(Area-5) x 2200€]	if Area less or equal to 5mm <sup>2</sup> if 5mm <sup>2</sup> < Area < 15mm <sup>2</sup> (7)
0.16µm	BCD BCD8s-SOI	2500€/mm <sup>2</sup> (3) 12500€ + [(Area-5) x 2200€]	if Area less or equal to 5mm <sup>2</sup> if 5mm <sup>2</sup> < Area < 15mm <sup>2</sup> (7)

**Silicon Photonic Integrated Circuits**

**IRT Nanoelec - LETI-CEA (1)**

SI310-PHMP2M	3200€/block ->Each block is 2x1mm <sup>2</sup> or 1x2mm <sup>2</sup> (15) 1800€/block ->Each block is 2x1mm <sup>2</sup> or 1x2mm <sup>2</sup> (16)	<i>if Area less or equal to 10mm<sup>2</sup> and for additional blocks above 10mm<sup>2</sup>.</i>
--------------	--------------------------------------------------------------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------------

**Non-Volatile Memory (NVM) Integrated Circuits**

new

**IRT Nanoelec - LETI-CEA (1)**

Memory Advanced Demonstrator <b>Silicon OxRAM</b> 200mm (MAD200)	4000€/mm <sup>2</sup> (3) 20000€ + [(Area-5) x 3200€]	<i>if Area less or equal to 5mm<sup>2</sup> if 5mm<sup>2</sup> &lt; Area &lt; 15mm<sup>2</sup> (7)</i>
------------------------------------------------------------------	----------------------------------------------------------	------------------------------------------------------------------------------------------------------------

**Micro Electro Mechanical Systems - MEMS**

**MEMSCAP**

PolyMUMPs	3900€ (8) (9) (10) (13)	4600€ (11) (9) (10) (13)
PiezoMUMPs	3900€ (8) (10) (13)	4600€ (11) (10) (13)
SOIMUMPs	3900€ (8) (9) (10) (14)	4600€ (12) (9) (10) (14)
<b>ams</b> (1)		
0.35µm CMOS Bulk Micromachining Front-side & Back-side	price under request	

**Wafer Level Die Preparation for Flip-chip Packaging**

**IRT Nanoelec - LETI-CEA**

OPEN 3D µ-bumps (copper-pillars) Front-side µ-Bumps (copper-pillars) or UBM <i>See "OPEN 3D post processes"</i>	As MPW : 17000€ As Dedicated post process run: 51300€
Solder bumping post process on any project	On quotation only (design dependant)
Gold stud-bumping on any project	1200€ per design for 10 delivered pieces

**ams**

Wafer-level bumping option on ams 0.35µm & 0.18µm runs	6200€ per design for 40 delivered pieces
--------------------------------------------------------	------------------------------------------

**Wafer level Advanced Packaging**

**IRT Nanoelec - LETI-CEA**

OPEN 3D post processes front-side only : µ-Bumps (copper-pillars) or UBM	As MPW : 17000 € As Dedicated post process run: 51300€
OPEN 3D post processes back-side only: TSV, RDL and Bumps	As MPW : 55000 € + fee participation for wafer sourcing As Dedicated post process run: <i>contact CMP</i>
OPEN 3D post processes full: front-side + back-side	As MPW : 72000 € + fee participation for wafer sourcing As Dedicated post process run: <i>contact CMP</i>

Open 3D post processes are available as MPW on the last runs of the year for the following technologies: C35B4M3 from ams, BiCMOS9MW, BiCMOS055, CMOS065 and CMOS28FDSOI (front-side only) from STMicroelectronics. OPEN 3D post-process MPW runs are subject to a sufficient level of participation. Guaranteed minimum delivered pieces 40

**Interposer Services**

new

**ams**

0.35µm Active Silicon Interposer with UBM 3M+1TM** interposer <i>Guaranteed minimum delivered pieces 40</i>	50000€ <i>if Area &lt; 100mm<sup>2</sup></i> 64000€ <i>if Area &lt; 100mm<sup>2</sup></i>
Passive Silicon Interposer with UBM 3M+1TM** interposer ( <i>Backend only</i> ) <i>Guaranteed minimum delivered pieces 40</i>	40000€ <i>For Area &lt; 300mm<sup>2</sup></i> <i>For Area &gt; 300mm<sup>2</sup>: contact CMP</i>

\*\* 3M+1TM: stack of 3 layers of metal and 4<sup>th</sup> Thick Top Metal.

- Area = (X + 0.12) \* (Y + 0.12) mm<sup>2</sup>.
- Minimum charge is the price of 5.55mm<sup>2</sup> (X+0.12)\*(Y+0.12)mm<sup>2</sup>.
- Minimum charge is the price of 3.43mm<sup>2</sup> (X+0.12)\*(Y+0.12)mm<sup>2</sup>.
- Minimum charge is the price of 4.49mm<sup>2</sup> (X+0.12)\*(Y+0.12)mm<sup>2</sup>.
- Minimum charge is the price of 7.65mm<sup>2</sup> (X+0.12)\*(Y+0.12)mm<sup>2</sup>.
- Minimum charge is the price of 1.25mm<sup>2</sup> (X+0.12)\*(Y+0.12)mm<sup>2</sup>.
- Contact CMP for a price quotation when Area is larger.
- Price for Educational Institutions and Research Labs.
- Additional prices for Subdicing and Release:
  - Subdicing: 220€ per cut lane and per 15 chips,
  - HF Release: 870€ flat rate for up to 60 die/subdie,
  - Supercritical CO2 Dry: 1100€ flat rate for up to 60 die/subdie.
- Contact CMP for multiple location prices.
- Price for Industrial Companies.
- Fixed size.
- For 15 identical chips, 1cm x 1cm (fixed size).
- For 15 identical chips 0.9cm x 0.9cm (fixed size).
- Minimum charge is the price of 2 blocs or 4mm<sup>2</sup>.
- Minimum charge is 16000€.
- Minimum charge is the price of 3.00mm<sup>2</sup> (X+0.12)\*(Y+0.12) mm<sup>2</sup>.

### Die Level Standard Packaging Information and Prices

Packaging is an important issue not to be neglected for the complete success of a prototype production and implementation. The first step before starting a design is to select a package. Pad ring has to match with cavity of the selected package to optimize the whole interconnection. If the pad ring is not correct you will have to buy a dedicated package, this is time consuming and price can be significantly higher than price of silicon. General assembly rules and common errors are available on the web site.

A die ratio between 1 and 1.2 is recommended. Packaging should be ordered via the CMP Order Form before the deadline of the run. The bonding diagram should be sent with the CMP Order Form. Please check on our website for technical constraints on pad ring and for the price list and possible additional fees.

### Wire-bond packaging process flow for MPW runs


CMP offers a complete assembly service based on a wide range of ceramic and plastic packages for prototyping and low volume production.

### Packaging guidelines

Prototypes packaging is a hard issue and yield can't be guaranteed. The pad ring of the circuit has to match with the selected package to optimize the number of good samples. When you request bonding of additional circuits after runs you have to provide us with 5 additional dies for setup of the bonding machine. These dies can be damaged by setup.

At least the following simple rules have to be followed for prototypes in ceramic packages. They are not strong enough for low volume production:

- Bonding pads have to be connected to the side of the package that is facing.
- Use a homogenous spacing for pads with the first pad and the last pad near corners.
- Use the biggest width of bonding pad compatible with the number of pad in a side.
- All bonding pads should have the same size and are perfectly aligned along circuit edges.
- Bonding pad structure has to be strong enough to avoid stretch off when bonding wires.
- No bonding pad in corners.
- Avoid long wires. Check with us for wires longer than 4500µm.
- Angles of wires with the circuit edge have to be between 45° and 90°.
- A bonding wire can't cross another bonding wire (this generates a shortcut).



- A:** the best configurations.
- B, C:** good configurations when the number of pads is smaller.
- D:** dummy pads are correctly inserted.
- E:** pads are concentrated in the middle of the circuit's side.
- F:** dummy pads are concentrated on top (long wires and acute angles).
- G:** too many pads, pads in the corner, the 2 first pads and the 2 last pads are not connected to the package side that is facing.
- H:** pads are not aligned.

The diameter of wires used for a circuit depends on size of the smallest pad of the circuit and on type of bonding (ball bonding or wedge bonding).

Some factors that are reducing yield:

- Long wire (shorts with neighbouring wires or with package cavity)
- Small pads (thin diameter for wires, risk to stretch wires off pads)
- Acute angles between wire and circuit edge (< 45°, shorts)
- Pads not perfectly aligned along the circuit edge (shorts)
- Pads incorrectly distributed in a side of the circuit (shorts)
- Bad bonding-pad structure (pad destroyed by bonding)
- Bonding pads in corners (generation of cracks on die)
- Big circuit ratio, length/width > 1.8 (long wires + acute angles)

**Available standard package types and associated services:**

- A 100€ **wiring plan preparation fees** is applied for each packaging project + 50€ for each additional bonding diagram on the same.
- An additional 200€ service fee is applied for **packaging** on a CMP circuit when requested outside the MPW run progress.
- An additional 500€ service fee is applied for packaging of an IC **not fabricated through CMP**:

Depending on IC pad size, additional **set up fee is applied for each bonding diagram**:

- for 40µm to 50µm pad size: 384€
- for 51µm to 60µm pad size: 288€
- for 61µm to 75µm pad size: 192€
- for pad size >76µm: 192€ for CQFPs and for QFNs, no additional fee for other standard packages.

In all cases, a **minimum of five (5)** packages per bonding diagram has to be ordered.

Additional bonding wires can be charged. Price is quoted on a case per case basis for circuits with long wires. Note that five (5) bare dies are requested for set-up of the bonding machine. For small volume packaging service, please contact us for a specific quotation.

Types & associated services		Relevant features	Price per unit	
 <b>Small Outline (SOIC)</b>	Ceramic		SOIC8: 66.50€ SOIC16: 68.40€ SOIC20: 78.95€	SOIC24: 81.95€ SOIC28: 85.70€
 <b>C-leadless Chip Carriers (CLCC)</b>	Ceramic		CLCC16: 40.45€ CLCC20: 42.25€ CLCC28: 43.70€ CLCC32: 46.70€	CLCC44: 52.90€ CLCC48: 57.25€ CLCC68: 73.80€ CLCC84: 75.30€
 <b>J-Leaded Chip Carriers (JLCC)</b>	Ceramic/Plastic		JLCC28: 66.50€ JLCC44: 71.50€ JLCC52: 78.95€	JLCC68: 81.96€ JLCC84: 95.15€
 <b>Dual-in-line (DIL)</b>	Ceramic		DIL8: 31.20€ DIL14: 32.40€ DIL16: 33.60€ DIL18: 52.70€ DIL20: 36.00€	DIL24: 48.50€ DIL28: 53.60€ DIL40: 58.60€ DIL48: 62.15€
 <b>CerQuad Flat Pack (CQFP)</b>	Ceramic	Up to 256 I/Os Available options for pins: - Z: gull wing - J: Jleaded - F: Flat Default option is pins bent in gull wing	CQFP20J: 54.10€ CQFP44ZJF: 72.70€ CQFP64ZJF: 88.30€ CQFP68JF: 85.90€ CQFP80Z: 88.75€ CQFP84J: 89.30€ CQFP100ZF: 110.20€	CQFP120Z: 120.00€ CQFP128Z: 121.80€ CQFP144Z: 130.70€ CQFP160Z: 138.50€ CQFP208Z: 173.75€ CQFP240Z: 242.40€ CQFP256Z: 254.75€
 <b>Pin Grid Arrays (PGA)</b>	Ceramic	Up to 352 pins	PGA68: 68.40€ PGA84: 78.70€ PGA100: 93.00€ PGA120: 104.05€ PGA144: 112.55€	PGA160: 123.60€ PGA180: 135.00€ PGA208: 183.05€ PGA224: 217.70€ PGA256: 238.55€
 <b>Thin Quad Flat Pad (TQFP)</b>	Plastic open cavity	25 samples minimum These packages need thinned dies, lids must be sealed	TQFP32: 53.30€ TQFP44: 60.70€	TQFP52: 67.80€ TQFP64: 75.50€
 <b>Quad Flat Non Leaded (Open Cavity QFN)</b>	Plastic open cavity	Thermal performance, low inductance, high frequency These packages need thinned dies	QFN12: 44.75€ QFN16: 44.75€ QFN24: 57.10€ QFN28: 57.10€ QFN32: 66.95€ QFN36: 70.70€ QFN40: 71.15€	QFN44: 73.70€ QFN48: 75.60€ QFN52: 77.40€ QFN56: 80.40€ QFN64: 91.55€ QFN80: 102.70€
 <b>Plastic Open Cavity Packages</b>	Plastic	Allows a smooth transfer between ceramic and plastic package (QFN, QFP, PLCC, PGA, BGA)	Upon request	
<b>Optical resin, Chip On Board (COB), Thermal solutions, Metallic &amp; Hermetic package</b>			Upon request	
<b>Wafer level thinning</b>		ams 0.35 µm (8"): standard thinning to 530µm ams 0.35 µm (8"): thinning to 250 µm on request STMicroelectronics 130 nm (8"): standard thinning to 375µm	Free of charge	
<b>Die level thinning</b>		Down to 150 µm (absolute limit 100µm)	Area<1mm2: 10€/die 1mm2<Area<5mm2: 13€/die 5mm2<Area<10mm2: 16€/die 10mm2<Area<15mm2: 20€/die 15mm2< Area contact CMP	
<b>DRIE dicing</b>	Option of thinning to 50µm	Clean borders of the chips, a better precision than conventional dicing	Upon request	

Note: Prices may change without notice, check regularly mycmp.fr